Keywords: silicon carbide, JFET performance, inverters, miller effect, switching speed, parasitic inductance, power electronics, gate resistors, gate current impact, voltage spikes, oscillation, junction gate field-effect transistor
A functional model of silicon carbide JFET and its use in the analysis of switching-transient and impact of gate resistor, miller effect and parasitic inductance
A functional model of silicon carbide (SiC) JFET was developed to study its performance. Based on this model, the gate resistor in the gate drive circuit of SiC JFET is optimised with comprehensive consideration of gate current impact, miller effect, switching speed and voltage spikes. The switch on oscillation caused by parasitic inductance is analysed and methods are proposed to mitigate the oscillation. Experiments on a 300 V prototype validated the proposed model.