Inderscience Publishers

A hardware-in-the-loop simulation environment for real-time systems development and architecture evaluation

0
In this paper, we present a technology for integration of distributed real-time embedded systems (RTES) based on hardware-in-the-loop simulation. The environment to support this technology is described. This environment also enables simulation-based development of RTES software and evaluation of RTES architecture on early stages of RTES development.

Keywords: real-, time embedded systems, critical computer systems, hardware-, in-, the-, loop simulation, simulation-, based development, simulation-, based architecture evaluation, distributed systems

Customer comments

No comments were found for A hardware-in-the-loop simulation environment for real-time systems development and architecture evaluation. Be the first to comment!